SEU Emulation Environment
نویسنده
چکیده
www.xilinx.com 1 © Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners. Testing for the effects of soft errors can be challenging, frustrating, and expensive. The options are few: accelerated beam testing, which is in the range of $100K per day; or real-world testing, which takes years to produce any useful data.
منابع مشابه
A Kind of Low-cost Non-intrusive Autonomous Fault Emulation System
SRAM-Filed Programmable Gate Arrays (FPGA) have become one of the most important carriers of digital electronic system because of its many inborn advantages. However, as manufacture of Integrated Circuit evolves towards Very Deep Sub-Micron technology, FPGA designers must be careful of circuit’s Single Event Upset (SEU) susceptibility when used in hostile environment, such as avionics and space...
متن کاملEmulation of SEU Effect In Bitstream of FPGA
This work analyzes an effect of single-bit error in configuration memory of FPGA. Several fault models are proposed and described in detail. Software estimation of vulnerable bits from bitstream is presented, in conjunction with the SEU hardware emulator, which experimentally tests a correctness of the estimation. Results of several combinational benchmark are presented and s1488 benchmark disc...
متن کاملOn-Line Single Event Upset Detection and Correction in Field Programmable Gate Array Configuration Memories
Larger field programmable gate array (FPGA) configuration memories and shrinking design rules have raised concerns about single event upsets (SEUs), especially for highreliability, high-availability systems that use FPGAs. We present a design for the on-line detection and correction of SEUs in the configuration memory of Xilinx Virtex-4 and Virtex-5 FPGAs. The design corrects all single-bit err...
متن کاملComputational method to estimate Single Event Upset rates in an accelerator environment
We present a new method to estimate Single Event Upsets (SEU) in a hadron accelerator environment, which is characterized by a complicated radiation spectrum. Our method is based on first principles, i.e. an explicit generation and transport of nuclear fragments and detailed accounting for energy loss by ionization. However, instead of simulating also the behaviour of the circuit, we use a Weib...
متن کاملEmbedded Processor Based Fault Injection and SEU Emulation for FPGAs
Two embedded processor based fault injection case studies are presented which are applicable to Field Programmable Gate Arrays (FPGAs) and FPGA cores in configurable System-on-Chip (SoC) implementations. The case studies include embedded hard core and soft core processors which manipulate configuration memory bits to emulate physical and transient faults in the FPGA core including shorts and op...
متن کامل